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Introduction 
At GOMAC 2007, we discussed a selection of the 
challenges for radiation testing of modern semiconductor 
devices focusing on state-of-the-art CMOS technologies. 
In this presentation, we extend this discussion focusing 
on 
- Device packaging, 
Device Packaging: What's the Issue? 4q 
Complex silicon devices have fed the revolution 
for complex device packages 
- >I000 pin area arrays 
- Multi-GHz operating frequencies 
- Complex thermal control 
So, how does this i m ~ a c t  SEE testing? 
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Device Package and Particle Penetration - 
C Example: Flip-Chip Ball Grid Array (FBGA) 
Must remove sufficient amount of material to 
penetrate to backside of die AND 
penetrate to sensitive volumes 
Backside of 
T' 
But wait! 
High speed, high power, large ball count 
= Big cooler required on the topside! 
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Simulating the Space Environment 
As pointed out, heavy ion test facilities use a 
unidirectional beam to simulate the space 
environment 
- Part is usually tilted to simulate angular space effects 
Silicon On Insulator 
Are We Approaching a Meltdown? 
With scaling, increased speed, reduced Vdd, 
electrical margins have eroded decreasing the 
amount of charge required to cause an SEU 
- Optical devices are long known to be sensitive to direct 
ionization from protons 
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electrical margins have eroded decreasing the 
amount of charge required to cause an SEU 
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SOC: Are We Doomed to the Unknown? 
Using an FPGA as an 
example, the block diagram 
looks deceptively simple 
- Silicon with logic modules, 
110, and routing 
To be presented by Kenneth A. LaBel at the Government Microcircuit Applications & Critical Technology 
Conference (GOMAC), March 17-20,2008, Las Vegas, NV. 
SOC: Radiation Implications 
How does this highly multi- 
functional device relate to SEE 
SOC: SEE Test Issue 1 - Fault lsolatio 
Fault isolation (root cause) 
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SOC: SEE Test lssue 2 - Data Interpretation 
I At GOMAC 2007, we discussed the fallacy of complete device test 
SOC: SEE Test lssue 3 - 
Statistical Data Gathering 
In many FPGAs, the susceptibility of the 
configuration storage memory may be the "big 
particle target" overshadowing ph sically smaller 
andlor less susceptible portions orthe device. 
- What may happen is that SEUs may occur during a 
test in these 'smaller" circuit portions, but are lost 
when the "bigger" area is upset. 
In addition, if we observe an anomaly on a specific 
out~ut. where could it come from? 
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SOC: TID Test - 
Parametric Data Gathering 
Given the speed, logic size, IP, etc. in these devices, trying 
to reproduce the manufacturers detailed test vectors and 
parametric measurements would require years and years of 
effort as well as millions of dollars. 
Considerations 
We have discussed just a few of the emerging 
challenges related to modern radiation effects 
testing 
- Device packaging and complexity 
- Emerging SEU mechanism concerns 
These are just the tip of the iceberg and should not 
be viewed as a comprehensive discussion 
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At GOMAC 2007, we discussed a selection of the 
challenges for radiation testing of modern semiconductor 
devices focusing on state-of-the-art CMOS technologies. 
In this presentation, we extend this discussion focusing 
on 
- Device packaging, 
Device Packaging: What's the Issue? 
Complex silicon devices have fed the revolution 
for complex device packages 
- >I000 pin area arrays 
- Multi-GHz operating frequencies 
- Complex thermal control 
So, how does this impact SEE testing? 
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Simulating the Space Environment 
As pointed out, heavy ion test facilities use a 
unidirectional beam to simulate the space 
environment 
- Part is usually tilted to simulate angular space effects 
The underlying assumption is often false 
Are We Approaching a Meltdown? 
With scaling, increased speed, reduced Vdd, 
electrical margins have eroded decreasing the 
amount of charge required to cause an SEU 
- Optical devices are long known to be sensitive to direct 
ionization from protons 
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SOC: Radiation Implications 
I How does this highly multi- functional device relate to SEE 
test and radiation performance? 
- Myriad of potential failure modes 
can occur 
Change of configuration memory, 
State machine errors, 
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SOC: TID Test - 
Parametric Data Gathering 
Given the speed, logic size, IP, etc. in these devices, trying 
to reproduce the manufacturers detailed test vectors and 
parametric measurements would require years and years of 
effort as well as millions of dollars. 
Simplified tests are often undertaken looking primarily at 
Considerations 
We have discussed just a few of the emerging 
challenges related to modern radiation effects 
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